

August 1986 Revised September 1998

DM7490A Decade and Binary Counter

General Description

The DM7490A monolithic counter contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and a three-stage binary counter for which the count cycle length is divide-by-five.

The counter has a gated zero reset and also has gated setto-nine inputs for use in BCD nine's complement applications.

To use the maximum count length (decade or four-bit binary), the B input is connected to the ${\sf Q}_{\sf A}$ output. The input count pulses are applied to input A and the outputs

are as described in the appropriate truth table. A symmetrical divide-by-ten count can be obtained from the counters by connecting the Q_D output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output $Q_{\rm A}.$


Features

- Typical power dissipation
 - -90A 145 mW
- Count frequency 42 MHz

Ordering Code:

Order Number	Package Number	Package Description
DM7490AN	N14A	14-Lead Plastic Dual-In-Line Package, JECEC MS-001, 0.300" Wide

Connection Diagram



Function Tables (Note 1)

BCD Count Sequence (Note 2)

Count	Outputs				
	Q_D	Q _C	Q _B	Q_A	
0	L	L	L	L	
1	L	L	L	Н	
2	L	L	Н	L	
3	L	L	Н	Н	
4	L	Н	L	L	
5	L	Н	L	Н	
6	L	Н	Н	L	
7	L	Н	Н	Н	
8	Н	L	L	L	
9	Н	L	L	Н	

BCD Bi-Quinary (5-2) (Note 3)

Count	Outputs					
	Q_A	Q_D	Q _C	Q _B		
0	L	L	L	L		
1	L	L	L	Н		
2	L	L	Н	L		
3	L	L	Н	Н		
4	L	Н	L	L		
5	Н	L	L	L		
6	Н	L	L	Н		
7	Н	L	Н	L		
8	Н	L	Н	Н		
9	Н	Н	L	L		

Reset/Count Function Table


Reset Inputs					Out	puts	
R0(1)	R0(2)	R9(1)	R9(2)	Q_D	Q _C	QB	Q_A
Н	Н	L	Х	L	L	L	L
Н	Н	Χ	L	L	L	L	L
Х	X	Н	Н	Н	L	L	Н
Х	L	Χ	L		COL	JNT	
L	X	L	Χ	COUNT			
L	X	X	L		COL	JNT	
Х	L	L	X		COL	JNT	

Note 1: H = High Level, L = Low Level, X = Don't Care.

Note 2: Output ${\bf Q}_{\bf A}$ is connected to input B for BCD count.

Note 3: Output Q_D is connected to input A for bi-quinary count.

Logic Diagram



The J and K inputs shown without connection are for reference only and are functionally at a high level.

Absolute Maximum Ratings(Note 4)

Supply Voltage 7V Operating Free Air Temperature Range 0° C to $+70^{\circ}$ C Input Voltage 5.5V Storage Temperature Range -65° C to $+150^{\circ}$ C

Recommended Operating Conditions

Symbol	Parame	eter	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.75	5	5.25	V
V _{IH}	High Level Input Voltage		2			V
V _{IL}	Low Level Input Voltage				0.8	V
I _{OH}	High Level Output Current				-0.8	mA
I _{OL}	Low Level Output Current				16	mA
f _{CLK}	Clock Frequency	A	0		32	MHz
	(Note 5)	В	0		16	
t _W	Pulse Width	A	15			
	(Note 5)	В	30			ns
		Reset	15			
t _{REL}	Reset Release Time (Note 5)		25			ns
T _A	Free Air Operating Temperature		0		70	°C

Note 4: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 5: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

DC Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 6)	Max	Units
V _I	Input Clamp Voltage	V _{CC} = Min, I _I = -12 mA			(-1.5	V
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max		2.4	3.4		V
	Voltage	$V_{IL} = Max, V_{IH} = Min$					
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max			0.2	0.4	V
	Voltage	V _{IH} = Min, V _{IL} = Max (Note 7)				
I _I	Input Current @ Max	$V_{CC} = Max, V_I = 5.5V$				1	mA
	Input Voltage						
I _{IH}	High Level Input	V _{CC} = Max	Α			80	
	Current	$V_I = 2.7V$	Reset			40	μΑ
			В			120	
I _{IL}	Low Level Input	V _{CC} = Max	А			-3.2	
	Current	$V_I = 0.4V$	Reset			-1.6	mA
			В			-4.8	
Ios	Short Circuit	V _{CC} = Max	DM54	-20		-57	mA
	Output Current	(Note 8)	DM74	-18		-57	1
Icc	Supply Current	V _{CC} = Max (Note 9)			29	42	mA

Note 6: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 7: Q_A outputs are tested at I_{OL} = Max plus the limit value of I_{IL} for the B input. This permits driving the B input while maintaining full fan-out capability.


Note 8: Not more than one output should be shorted at a time.

Note 9: I_{CC} is measured with all outputs open, both RO inputs grounded following momentary connection to 4.5V, and all other inputs grounded.

AC Switching Characteristics at V_{CC} = 5V and T_A = 25°C

		From (Input)	R _L =	Units	
Symbol	Parameter	To (Output)	$C_L = 15 pF$		
			Min	Max	
f _{MAX}	Maximum Clock	A to Q _A	32		MHz
	Frequency	B to Q _B	16		
t _{PLH}	Propagation Delay Time	A to Q _A		16	ns
	Low to High Level Output				
t _{PHL}	Propagation Delay Time	A to Q _A		18	ns
	High to Low Level Output				
t _{PLH}	Propagation Delay Time	A to Q _D		48	ns
	Low to High Level Output				
t _{PHL}	Propagation Delay Time	A to Q _D		50	ns
	High to Low Level Output				
t _{PLH}	Propagation Delay Time	B to Q _B		16	ns
	Low to High Level Output				
t _{PHL}	Propagation Delay Time	B to Q _B		21	ns
	High to Low Level Output				
t _{PLH}	Propagation Delay Time	B to Q _C		32	ns
	Low to High Level Output				
t _{PHL}	Propagation Delay Time	B to Q _C		35	ns
	High to Low Level Output				
t _{PLH}	Propagation Delay Time	B to Q _D		32	ns
	Low to High Level Output				
t _{PHL}	Propagation Delay Time	B to Q _D		35	ns
	High to Low Level Output				
t _{PLH}	Propagation Delay Time	SET-9 to		30	ns
	Low to High Level Output	Q_A, Q_D			
t _{PHL}	Propagation Delay Time	SET-9 to		40	ns
	High to Low Level Output	Q_B, Q_C			
t _{PHL}	Propagation Delay Time	SET-0		40	ns
	High to Low Level Output	Any Q			

Physical Dimensions inches (millimeters) unless otherwise noted



14-Lead Plastic Dual-In-Line Package, JEDEC MS-001, 0.300" Wide Package Number N14A

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com